收藏本站
SC668
Register Map (continued)
ADC Function Register (12h)
This register is used to enable the functions of the ADC
and store related status bits. The ADC converts the analog
output voltage signal of an ALS (Ambient Light Sense)
circuit and stores the digital conversion in the ADC output
AD OUT (register 13h). The data may be used to automati-
cally adjust the brightness of bank #1 backlights in
response to changes in ambient lighting conditions.
AD_CMP [D7]
This bit indicates the comparison of AD OUT (register 13h) to
both AD RISE (register 14h) and AD FALL (register 15h). When
AD OUT exceeds AD RISE , AD_CMP = 1. When AD OUT falls below
AD FALL , AD_CMP = 0.
AD_INT [D6]
This bit is set when the AD_CMP bit [D7] changes state. If
the AD_SATEN [D5] bit is set, AD_INT bit [D6] may also be
used to indicate an overflow or underflow in AD OUT (register
13h). This bit is cleared when ADC function register (12h) is
read, or when writing INT_CLR bit [D2] equal to one.
The AD_INT bit provides a flag indicating that the ADI
input has exceeded a threshold level, or indicates that an
overflow or underflow condition exists. Figure 28 shows
the AD_INT flag interrupt states.
Interrupt is set
AD_INT ? 1
AD_SATEN [D5]
This bit, when set, allows an underflow or overflow to gen-
erate an interrupt which sets the AD_INT bit [D6]. When
AD_SATEN = 1, an overflow or underflow condition in reg-
ister 13h will set the AD_INT bit.
AD_OF [D4]
This bit indicates an overflow condition in register 13h. This
bit is set to one whenever AD OUT becomes AD OUT > F8h.
AD_UF [D3]
This bit indicates an underflow condition in register 13h. This
bit is set to one whenever AD OUT becomes AD OUT < 08h.
INT_CLR [D2]
Writing a one to this bit automatically resets bit AD_INT to
zero. INT_CLR resets itself and will always read as zero.
AD_AUTO [D1]
When the AD_AUTO bit is high, the contents of the AD OUT ,
AD RISE , and AD FALL registers are compared and used to control
the brightness of backlight bank #1. AD OUT is compared with
two threshold values contained in registers AD RISE and
AD FALL . If AD OUT becomes greater than AD RISE , bank #1 will
change to the bank #1 target backlight setting of register
06h. If AD OUT becomes less than AD FALL , bank #1 will change
to the bank #1 backlight setting from register 02h.
When the AD_AUTO bit is low, the comparison of AD OUT to
AD RISE and AD FALL is disabled so that bank #1 does not react
to changes in the value of AD OUT , AD RISE , or AD FALL .
AD_EN [D0]
When the AD_EN bit is high, the ADC is activated and the
Bit
AD_CMP
changes
state
AD_OF = 1
or
AD_UF = 1
and
AD_SAT
0 ? 1
AD_SAT = 1
and
AD_OF
0 ? 1
or
AD_UF
0 ? 1
AD_SAT = 0
Read
register 12h
or
Write
CLR_INT = 1
results of each conversion are stored in AD OUT (register 13h).
The functions of the AD_AUTO and AD_EN bits are shown
in Table 22.
Interrupt is reset
AD_INT ? 0
Figure 28 — ADC Interrupt State Diagram
40
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
SDIN2B2-8G IC INAND FLASH 8GB 169FBGA
SDK-DM3730-10-256512R KIT DEV ZOOM FOR AM/DM37X
SDK-DM3730-20-256512R KIT DEV ZOOM FOR AM/DM37X
SE162216 ENCLOSURE ASSY 6U X 19" X 16"
SF-2194 RACK SWING FRAME 38"X21.25" BLK
SF-2294 RACK SWING FRAME 35" X 19"
SFD1200-12BG FRONT END DC/DC 1200W 12V
SFH21-PPPN-D07-ID-BK-M181 CONN RECEPT 14POS 2MM IDT GOLD
相关代理商/技术参数
SC-67 制造商:JIFFY 功能描述:CORRUGATED BOX DW 24X18X18 PK15 制造商:JIFFY 功能描述:CORRUGATED BOX, DW, 24X18X18, PK15
SC6750 制造商:Alltrade Tools LLC 功能描述:COMB. SET
SC68253LK081 制造商:ON Semiconductor 功能描述:
SC68253PK073 制造商:Rochester Electronics LLC 功能描述:- Bulk
SC68254DW154R2 制造商:Rochester Electronics LLC 功能描述:- Bulk
SC68254PK4538 制造商:ON Semiconductor 功能描述:
SC68255DWT373R2 制造商:ON Semiconductor 功能描述:
SC68285PK195A 制造商:ON Semiconductor 功能描述: